e-space
Manchester Metropolitan University's Research Repository

Classification of compiler optimizations for high performance, small area and low power in FPGAs

Özer, Emre and Nisbet, Andy and Gregg, David (2003) Classification of compiler optimizations for high performance, small area and low power in FPGAs. UNSPECIFIED. Department of Computer Science, Trinity College, Dublin.

Full text not available from this repository.

Abstract

We propose a classification of high and low-level compiler optimizations to reduce the clock period, power consumption and area requirements in Field-programmable Gate Array (FPGA) architectures. The potential of each optimization, its effect on clock period, power and area and machine dependency is explained in detail.

Impact and Reach

Statistics

Downloads
Activity Overview
0Downloads
202Hits

Additional statistics for this dataset are available via IRStats2.

Actions (login required)

View Item View Item